

FORM PTO-1449
(Rev. 2-32)U.S. Department of Commerce
Patent and Trademark Office

Atty. Docket No.

Serial No.

00-167-C

09/742,250

INFORMATION DISCLOSURE
STATEMENT BY APPLICANT

(Use several sheets if necessary)

Applicant:

Werner et al.

Filing Date:

12/20/00

Group:

2819

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appr priat
L	4,748,637	5/31/88	Bishop et al.			
L	5,254,883	10/19/93	Horowitz et al.			
L	5,608,755	3/4/97	Rakib			

FOREIGN PATENT DOCUMENTS

Document Number	Date	Country	Class	Subclass	Translation	
					Yes	No
WO 99/10982	3/4/99	PCT				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc).

L	Vogt, et al. " 10-Bit High Speed CMOS DAC MACROCELL". IEEE 1989 Custom Integrated Circuits Conference pp. 6.7.1-6.7.4 no month / no date.

EXAMINER	DATE CONSIDERED
<i>L. H. L. L.</i>	4/28/05

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

FORM PTO-1449 (Rev. 2-22-99)	U.S. Department of Commerce Patent and Trademark Office	Atty. Docket No. 00-167-C	Serial No. 09/742,250
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Applicant:	
(Use several sheets if necessary)		Werner et al.	
		Filing Date: 12/20/00	Group: 2819

U.S. PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
<i>L</i>	1.	2,912,684	11/10/59	Steele			
<i>L</i>	2.	3,051,901	6/24/58	Yaeger			
	3.	3,078,378	6/28/60	Burley et al.			
	4.	3,267,459	12/18/62	Chomicki et al.			
	5.	3,484,559	7/28/96	Rigby			
	6.	3,508,076	8/26/67	Winder			
	7.	3,510,585	2/2/67	Stone			
	8.	3,560,856	12/26/67	Kaneko			
	9.	3,569,955	3/9/71	Maniere			
	10.	3,571,725	3/23/71	Kaneko			
	11.	3,587,088	6/22/71	Fmszek			
	12.	3,648,064	3/7/72	Mukai et al.			
	13.	3,697,874	10/10/72	Kaneko			
	14.	3,731,199	5/1/73	Tazaki et al.			
	15.	3,733,550	5/15/73	Tazaki et al.			
	16.	3,753,113	8/14/73	Maruta et al.			
<i>L</i>	17.	3,754,237	8/21/73	De Laage de Meux			
	18.	3,761,818	9/25/73	Tazaki et al.			

EXAMINER	DATE CONSIDERED
<i>L. L. L. L. L.</i>	4/28/05

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.




U.S. PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
<i>h</i>	19.	3,772,680	11/13/73	Kawai et al.			
<i>h</i>	20.	3,798,544	3/19/74	Norman			
	21.	3,832,490	8/27/74	Leonard			
	22.	3,860,871	1/14/75	Hinoshita et al.			
	23.	3,876,944	4/8/75	Mack et al.			
	24.	3,927,401	12/16/75	McIntosh			
	25.	3,978,284	8/31/76	Yoshino et al.			
	26.	3,988,676	10/26/76	Whang			
	27.	4,038,564	7/26/77	Hakata			
	28.	4,070,650	1/24/78	Ohashi et al.			
	29.	4,086,587	4/25/78	Lender			
	30.	4,097,859	6/27/78	Looschen			
	31.	4,131,761	12/26/78	Giusto			
	32.	4,181,865	1/1/80	Kohyama			
	33.	4,280,221	7/21/81	Chun et al.			
	34.	4,373,152	2/8/83	Jacobsthal			
	35.	4,382,249	5/3/83	Jacobsthal			
	36.	4,403,330	9/6/83	Meyer			
	37.	4,408,135	10/4/83	Yuyama et al.			
	38.	4,408,189	10/4/83	Betts et al.			
	39.	4,438,491	3/20/84	Constant			
	40.	4,481,625	11/6/84	Roberts et al.			
	41.	4,528,550	7/9/85	Graves et al.			
	42.	4,571,735	2/18/86	Furse			
	43.	4,602,374	7/22/86	Nakamura et al.			
<i>h</i>	44.	4,620,188	10/28/86	Sengehanh			
	45.	4,628,297	12/9/86	Mita et al.			

RECEIVED
NOV - 14 2003
TECHNOLOGY CENTER 2800

EXAMINER <i>L. B. Guyer</i>	DATE CONSIDERED <i>4/28/05</i>
-----------------------------	--------------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.



U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
<i>h</i>	46. 4,748,637	5/31/88	Bishop			
<i>n</i>	47. 4,779,073	10/18/88	Iketani			
	48. 4,805,190	2/14/89	Jaffre et al.			
	49. 4,821,286	4/11/89	Graczyk et al.			
	50. 4,823,028	4/18/89	Lloyd			
	51. 4,825,450	4/25/89	Herzog			
	52. 4,841,301	6/20/89	Ichihara			
	53. 4,860,309	8/22/89	Costello			
	54. 4,875,049	10/17/89	Yoshida			
	55. 4,888,764	12/19/89	Haug			
	56. 5,003,555	3/26/91	Bergmans			
	57. 5,023,488	6/11/91	Gunning			
	58. 5,023,841	6/11/91	Akroul et al.			
	59. 5,045,728	9/3/91	Crafts			
	60. 5,046,050	9/3/91	Kertis			
	61. 5,115,450	5/19/92	Arcuri			
	62. 5,121,411	6/9/92	Flurharty			
	63. 5,126,974	6/30/92	Sasaki et al.			
	64. 5,153,459	10/6/92	Park et al.			
	65. 5,172,338	12/15/92	Mehrotra et al.			
	66. 5,191,330	3/2/93	Fisher et al.			
	67. 5,194,765	3/16/93	Dunlop et al.			
	68. 5,230,008	7/20/93	Duch et al.			
	69. 5,243,625	9/7/93	Verbakel et al.			
	70. 5,254,883	10/19/93	Horowitz			
<i>h</i>	71. 5,259,002	11/2/93	Carlstedt			
	72. 5,280,500	1/18/94	Mazzola et al.			

RECEIVED
NOV - 4 2003
TECHNOLOGY CENTER 6800

EXAMINER <i>And Van G...</i>	DATE CONSIDERED <i>4/28/05</i>
------------------------------	--------------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

McDONNELL BOGHEM PATENT & DESIGN
300 SOUTH WACKER DRIVE
CHICAGO, ILLINOIS 60606
TELEPHONE (312) 513-0001

MPH: 00-187-C
S/N: 00742,250
FILING DATE: 12/20/00

U.S. PATENT DOCUMENTS

RECEIVED
NOV - 4 2009
TECHNOLOGY CENTER

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.



U.S. PATENT DOCUMENTS

Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
h	100, 5,644,253	7/1/97	Takatsu			
h	101, 5,684,833	11/4/97	Watanabe			
	102, 5,984,424	12/2/97	Ariyavisitakul			
	103, 5,734,294	3/31/98	Bezzam et al.			
	104, 5,740,201	4/14/98	Hui			
	105, 5,742,591	4/21/98	Himayat et al.			
	106, 5,751,168	5/12/98	Speed III et al.			
	107, 5,757,712	5/26/98	Nagel et al.			
	108, 5,761,246	6/2/98	Cao et al.			
	109, 5,793,815	8/11/98	Goodnow et al.			
	110, 5,793,816	8/11/98	Hui			
	111, 5,796,781	8/18/98	DeAndrea et al.			
	112, 5,798,918	8/25/98	Georgiou et al.			
	113, 5,809,033	9/15/98	Turner et al.			
	114, 5,825,825	10/20/98	Altmann et al.			
	115, 5,864,584	1/26/99	Cao et al.			
	116, 5,867,010	2/2/99	Hinedi et al.			
	117, 5,872,468	2/16/99	Dyke			
	118, 5,887,032	3/23/99	Cioffi			
	119, 5,892,466	4/6/99	Walker			
	120, 5,898,734	4/27/99	Nakamura et al.			
	121, 5,917,340	6/29/99	Manohar et al.			
	122, 5,917,856	6/29/99	Torsti			
	123, 5,933,458	8/3/99	Leurent et al.			
	124, 5,942,994	8/24/99	Lewiner et al.			
h	125, 5,946,355	8/31/99	Baker			
	126, 5,949,280	9/7/99	Sasaki			


RECEIVED
NOV 14 2003
TECHNOLOGY CENTER 2000

EXAMINER <i>L. L. J. J.</i>	DATE CONSIDERED <i>4/28/05</i>
-----------------------------	--------------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

McDONNELL BOGDAN FRASERT & BORDOFF
300 SOUTH WACKER DRIVE
CHICAGO, ILLINOIS 60606
TELEPHONE (312) 913-0001

USPS: 00-107-C
S/N: 09/142,250
FILED DATE: 12/20/08



U.S. PATENT DOCUMENTS

Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
<i>h</i>	127, 5,969,579	10/19/99	Hartke et al.			
<i>h</i>	128, 5,969,648	10/19/99	Garnett			
	129, 5,970,088	10/19/99	Chen			
	130, 5,973,508	10/26/99	Nowak et al.			
	131, 5,977,798	11/2/99	Zerbe			
	132, 5,982,741	11/9/99	Ethier			
	133, 5,986,472	11/16/99	Hinedi et al.			
	134, 6,005,895	12/21/99	Perino et al.			
	135, 6,006,169	12/21/99	Sandhu et al.			
	136, 6,009,120	12/28/99	Nobakht			
	137, 6,018,550	1/25/00	Emma et al			
	138, 6,034,993	3/7/00	Norrell et al.			
	139, 6,038,260	3/14/00	Emma et al			
	140, 6,048,931	4/11/00	Fujita et al.			
	141, 6,049,229	4/11/00	Manohar et al			
	142, 6,052,390	4/18/00	Deliot et al			
	143, 6,061,395	5/9/00	Tonami			
	144, 6,067,326	5/23/00	Jonsson et al.			
	145, 6,078,627	6/20/00	Crayford			
	146, 6,094,461	7/25/00	Heron			
	147, 6,097,215	8/1/00	Bialas Jr et al			
	148, 6,101,561	8/8/00	Beers et al.			
	149, 6,114,979	9/5/00	Kim			
	150, 6,122,010	9/19/00	Emelko			
	151, 6,140,841	10/31/00	Suh			
<i>L</i>	152, 6,160,421	12/12/00	Barna			
	153, 6,195,397	2/27/01	Kwon			


RECEIVED
NOV - 1 - 2003
TECHNOLOGY CENTER 2800

EXAMINER <i>Lullu Gane</i>	DATE CONSIDERED <i>4/28/05</i>
----------------------------	--------------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

McDONNELL BODINEN HUBERT & BERGHOFF
300 SOUTH WACKER DRIVE
CHICAGO, ILLINOIS 60606
TELEPHONE (312) 813-0001

MBHR: 00-187-C
S/N: 00742,350
FILING DATE: 12/20/00



U.S. PATENT DOCUMENTS

Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
L	154. 6,204,785	3/20/01	Fattaruso			
	155. 6,215,635	4/10/01	Nguyen			
	156. 6,222,380	4/24/01	Gerowitz			
	157. 6,307,824	10/23/01	Kuroda et al			
	158. RE 30,182	12/25/79	Howson			
	159. 5,825,450	10/28/98	Date et al.			
	160. 5,604,468	2/18/97	Gillig			
	161. 5,546,042	8/13/96	Tedrow et al.			
	162. 6,094,075	7/25/00	Garrett Jr et al.			
L	163. 6,069,577	5/30/00	Morisson et al.			

FOREIGN PATENT DOCUMENTS

		Document Number	Date	Country	Class	Subclass	Translation	
							Yes	No
L	164.	WO 95/31867	11/23/95	PCT				
A	165.	WO 96/31038	10/3/96	PCT				
	166.	WO 99/10982	3/4/99	PCT				
	167.	EP 0 352 869	1/31/90	EP				
	168.	EP 0 482 392 with translation	4/29/92	EP				
	169.	EP 0 490 504	7/17/92	EP				
	170.	EP 0 094 624	11/23/83	EP				
	171.	43 20 930	1/5/95	DE				
	172.	358070662	4/27/83	JP				
	173.	362051329	3/6/87	JP				
	174.	354051343	4/23/79	JP				
✓	175.	356164650	12/17/81	JP				
L	176.	359036465	2/28/84	JP				

RECEIVED
NOV - 4 2003
TECHNOLOGY CENTER 2800

EXAMINER <i>Paul Van Dyke</i>	DATE CONSIDERED <i>4/28/05</i>
-------------------------------	--------------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.



FOREIGN PATENT DOCUMENTS

	Document Number	Date	Country	Class	Subclass	Translation	
						Yes	No
2	177. 360087551	5/17/85	JP				
	178. 360194647	10/3/85	JP				
	179. 408286943	11/1/96	JP				
	180. 409181778	7/11/97	JP				
	181. 354060850	5/16/79	JP				
	182. 408202677	8/9/96	JP				
	183. 405143211	6/11/93	JP				
	184. 404044691	2/14/92	JP				
	185. 402140676	5/30/90	JP				
	186. 402128201	5/16/90	JP				
	187. 10200345	7/13/98	JP				
	188. WO 98/33306	7/30/98	PCT				
	189. EP 0 463 316	1/2/92	EP				
2	190. 58-54412	3/3/83	JP				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc).

2	191.	IEEE Standard 802.3ad-1999, 802.3 Supplemental. Local and Metropolitan Area Networks, July 17, 1999	
	192.	802.3 ab., A Tutorial Presentation, 63 pages, presented at an IEEE 802.3 working group meeting in March 1998. no date	
	193.	Thompson, "How 1000BASE-T Works", IEEE802.3 Plenary, (1997), Montreal PQ Canada, 8 pages no date/month	
	194.	Perez-Alvarez, et al. "A Differential Error Reference Adaptive Echo Canceller for Multilevel PAM Line Codes", IEEE, pp. 1707-1710 (1996). no date/month	
	195.	Kuczyski, et al., "A 1Mb/s Digital Subscriber Line Transceiver Signal Processor", 1993 IEEE International Solid-State Circuits Conference, (1993) no date/month	
	196.	Cova, et al. "Characterization of Individual Weights in Transversal Filters and Application to CCD's", IEEE Journal of Solid-State Circuits, Vol. SC-17, pp. 1054-1061 (1982). no date/month	
	197.	Dally, et al., "Multi-Gigabit Signaling with CMOS", May 12, 1997.	
	198.	Fielder, et al. "A 1.0625 Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis," 1997 IEEE International Solid State Circuit Conference and Slideset. no date/month	
	199.	Raghavan, et al. "Nonuniformly Spaced Trapped Delay-Line Equalizers", IEEE Transactions on Communications, Vol. 41, pp. 1290-1295 (1993). no date/month	
2	200.	Ariyavisitakul, et al., "Reduced-Complexity Equalization Techniques for Broadband Wireless Channels", IEEE Journal on Selected Areas in Communication, pp. 5-15 (1997) no date/month	

EXAMINER

DATE CONSIDERED

4/28/05

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

McDONNELL BOGDANSKI HANBURY & BERGHOFF
300 SOUTH WILSON DRIVE
CHICAGO, ILLINOIS 60606
TELEPHONE (312) 913-0001

MSFC: 00-157-C
SAC: 09742,250
FILING DATE: 12/29/00



OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc).

201.	Aryavisitakul, et al., "Tap-Selected Decision-Feedback Equalization", <i>IEEE Transactions on Communications</i> , pp. 1497-1500 (1997). <i>no month/date</i>
202.	Sidiropoulos, et al., "A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers", <i>IEEE Journal of Solid-State Circuits</i> , Vol. 32, pp. 681-690 (1997). <i>no month/date</i>
203.	Donnelly et al., "A 660 MB/s Interface Megacell Portable Circuit in 0.3 μ m-0.7 μ m CMOS ASIC", <i>IEEE Journal of Solid-State Circuits</i> , Vol. 31, pp. 1995-2003 (1996). <i>no date/month</i>
204.	Allen, "Probability, Statistics, and Queueing Theory with Computer Science Applications," 2 nd Edition, CH 7, pp.450-459. <i>no date/month/year</i>
205.	Chappell, et al., "A 2ns-Cycle, 4ns Access 512kb CMOS ECL SRAM", 1991 <i>IEEE Journal of Solid-State Circuits</i> , pp. 50-51 (1991). <i>no date/month</i>
206.	Pilo, et al., "A 300MHz, 3.3V 1Mb SRAM Fabricated in a .5 μ m CMOS Process," <i>IEEE Journal of Solid-State Circuits</i> , pp. 148-149 (1996). <i>no date/month</i>
207.	Schumacher, et al., "CMOS Subnanosecond True-ECL Output Buffer", <i>IEEE Journal of Solid-State Circuits</i> , Vol. 25, pp. 150-154 (1990). <i>no date/month</i>
208.	Yang, et al., "A 4-ns 4Kx1-bit Two Port BiCMOS SRAM", <i>IEEE Journal of Solid-State Circuits</i> , Vol. 23, No. 5, pp. 1030-1040 (1988). <i>no date/month</i>
209.	Bazes, "Two Novel Fully Complementary Self-Biased CMOS Differential Amplifiers", <i>IEEE Journal of Solid State Circuits</i> , Vol. 28, pp. 165-168, (1991). <i>no date/month</i>
210.	Ishibe, et al. "High-Speed CMOS I/O Buffer Circuits", <i>IEEE Journal of Solid-State Circuits</i> , Vol. 27, pp. 671-677 (1992). <i>no date/month</i>
211.	Lee, et al., "A 80ns 5V-Only Dynamic RAM", <i>ISSCC/79 Proceedings</i> , Paper 12.2 (1979). <i>no date/month</i>
212.	Seki, et al., "A 6-ns 1-Mb CMOS SRAM with Latched Sense Amplifier", <i>IEEE Journal of Solid-State Circuits</i> , Vol. 28, pp. 483 (1993). <i>no date/month</i>
213.	Kobayashi, et al., "A Current-Controlled Latch Sense Amplifier and a Static Power-Saving Input Buffer for Low-Power Architecture", <i>IEEE Journal of Solid State Circuits</i> , pp. 523-527 (1993). <i>no date/month</i>
214.	Tomassini et al., "A fully differential CMOS Line Driver for ISDN", <i>IEEE Journal of Solid State Circuits</i> , Vol. 25, No. 2 (1990). <i>no date/month</i>
215.	Farjad-Rad, et al., "A 0.4 μ m CMOS 10-Gb/s 4-PAM Pre-Emphasis Serial Link Transmitter", <i>IEEE Journal of Solid-State Circuits</i> , Vol. 34, pp. 580-585 (1999). <i>no month</i>
216.	Yeung, et al., "A 2.4Gbps Per Pin Simultaneous Bidirectional Parallel Link with Per Pin Skew Compensation", <i>ISSCC 2000</i> , pp. 1-11 <i>no date/month</i>
217.	Portmann et al., "A Multiple Vendor 2.5-V DLL for 1.6-GB/s RDRaMs", <i>IEEE VLSI Circuits Symposium</i> , June 1999. <i>no date</i>
218.	Moncayo, "Bus Design and Analysis at 500 MHz and Beyond", <i>High Performance System Design Conference</i> , (1995). <i>no date/month</i>
219.	Lau, et al. "A 2.6-Byte/s Multipurpose Chip-to-Chip Interface", <i>IEEE Journal of Solid State Circuits</i> , Vol. 33, pp. 1617-1626 (1998). <i>no date/month</i>
220.	Current, "Current Mode CMOS Multiple-Valued Logic Circuits", <i>IEEE Journal of Solid-State Circuits</i> , Vol. 29, No. 2, pp. 95-107 (1994). <i>no month</i>
221.	Daily and Poulton, <i>Digital Systems Engineering</i> , Cambridge University Press, New York, pp. 334-347 and 352 (1998). <i>no date/month</i>
222.	Farjad-Rad, et al. "An Equalization Scheme for 10Gb/s 4-PAM Signaling over Long Cables," <i>Department of Electrical Engineering, Stanford University</i> , 1997 <i>no month/date</i>
223.	IBM Technical Disclosure Bulletin, June 1967, "Use of Multibit encoding to increase Linear Recording Densities in Serially Recorded Records," pp. 14-15. <i>no date</i>
224.	IBM Technical Disclosure Bulletin, Jan. 1968, "Coding Data Transmission," pp. 1295-1296. <i>no date</i>
225.	IBM Technical Disclosure Bulletin, July 1969, "Clock Recovery Circuit," pp. 219-220. <i>no date</i>
226.	IBM Technical Disclosure Bulletin, November 1970, "Transmission by Data Encoding", pp. 1519-1520. <i>no date</i>

EXAMINER

DATE CONSIDERED

6/18/05

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

McDONNELL BOEHM HALLERT & BERKHOFF
300 SOUTH WACKER DRIVE
CHICAGO, ILLINOIS 60606
TELEPHONE (312) 913-0001

MB940: 00-107-C
SAC: 08/742,250
FILING DATE: 12/20/00



OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

227.	IBM Technical Disclosure Bulletin, Feb. 1976, "Bidirectional Communications Within a Binary Switching System," pp. 2865-2866	no date
228.	IBM Technical Disclosure Bulletin, Feb. 1976, "Multilevel Bidirectional Signal Transmission," pp. 2867-2868	no date
229.	IBM Technical Disclosure Bulletin, October 1978, "Multilevel Signal Transfers," pp. 1798-1800	no date
230.	IBM Technical Disclosure Bulletin, Feb. 1981, "Circuit for Multilevel Logic Implementation," pp. 4205-4209	no date
231.	IBM Technical Disclosure Bulletin, April 1983, "Multi Level Logic Testing", pp. 5903-5904.	no date
232.	IBM Technical Disclosure Bulletin, September 1985, "Push-Pull Multi-Level Driver Circuit for Input-Output Bus," pp. 1649-1651	no date
233.	IBM Technical Disclosure Bulletin, Aug. 1986, "Multilevel CMOS Sense Amplifier," pp. 1280-1281.	no date
234.	IBM Technical Disclosure Bulletin, Nov. 1992, "Multi-Level Encoded High Bandwidth Bus," pp. 444-447.	no date/month/year
235.	IBM Technical Disclosure Bulletin, Feb. 1995, "High Speed Complimentary Metal Oxide Semiconductors Input/Output Circuits," pp. 111-114.	no month/date
236.	IBM Technical Disclosure Bulletin, April 1995, "Common Front End Bus for High-Performance Chip-to-Chip Communication," pp. 443-444	no date
237.	IBM Technical Disclosure Bulletin, April 1995, "High Performance Impedance Controlled CMOS Driver," pp. 445-448.	no date
238.	IBM Technical Disclosure Bulletin, April 1995, "3-state Decoder for External 3-State Buffer," pp. 477-478.	no date/month/year
239.	Matlick, Transmission Lines for Digital and Communication Networks: An Introduction to Transmission Lines, High-Frequency and High-Speed Pulse Characteristics and Applications, IEEE Press, New York, pp. 268-269 (1995).	no date
240.	Singh, "Four Valued Buses for Clocked CMOS VLSI Systems", <i>Proceedings of the Seventeenth International Symposium on Multiple-Valued Logic, The Computer Society of the IEEE</i> , pp. 128-133 (1987).	no month/year
241.	Smith, "The Prospects for Multivalued Logic: a Technology and Applications View", <i>IEEE Transactions on Computers</i> , Vol. c-30, pp. 619-634 (1981).	no date, no month
242.	Thron, "10 Gig PMD Technologies," <i>IEEE Plenary</i> , Kauai, Hawaii, (1999).	no date/no month
243.	Vranesic, "Multivalued Signalling in Daisy Chain Bus Control", <i>Proceedings of the Ninth International Symposium on Multiple-Valued Logic</i> , Bath, England, pp. 14-18 (1979).	no date
244.	Azadet et al., "A Gigabit Transceiver Chip Set for UTP CAT6 Cables in Digital CMOS Technology," <i>2000 IEEE International Solid State Circuits Conference</i> , pp. 3-6-307.	no month/year
245.	Yang, et al., "A Scalable 32Gb/s Parallel Data Transceiver with On-Chip Timing Calibration Circuits", <i>2000 IEEE International Solid-State Circuits Conference</i> , pp. 258-259 (2000).	no date
246.	Modulation Schemes for High Bit Rate Data Transmission in the Loop Plant, URL - http://www.bib.fri-lippe.de/volltext/dipl/schlegel/chapter4.html , 29 pages, printed 4/19/01	no date
247.	Scott, "Propagation Over Multiple Parallel Transmission Lines Via Modes", IBM Technical Disclosure Bulletin, April 1990.	no date
248.	1996 Symposium on VLSI Circuits, <i>IEEE</i> , June 13-15, 1996	no date
249.	Taborek, et al. IEEE 802.3 Tutorial, "Multi-Level Analog Signaling Techniques for 10 Gigabit Ethernet",	no date/month/year
250.	IMB, Servo Control of Analog Power Supplies Interface Card, 4/1/1993, Vol. 36, Issue 4, pp. 283-286.	no date

EXAMINER <i>Jul W. Jager</i>	DATE CONSIDERED <i>4/28/05</i>
------------------------------	--------------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.